ADC ACE-COM L1 Dokumentacja Pobierz pdf (Strona 14)

100

14 JN-DS-JN5148-001 1v9 © NXP Laboratories UK 2013

VDD2

VSS

PROT

DIO[x] Pin

Figure 4: DIO Pin Equivalent Schematic

In reset, the digital peripherals are all off and the DIO pins are set as high-impedance inputs. During sleep and deep

sleep, the DIO pins retain both their input/output state and output level that was set as sleep commences. If the DIO

pins were enabled as inputs and the interrupts were enabled then these pins may be used to wake up the JN5148

from sleep.

1 2 ... 9 10 11 12 13 14 15 16 17 18 19 ... 99 100

Data Sheet: JN5148-001 1
Contents 2
20 Analogue Peripherals 58 4
1 Introduction 6
1.3 Peripherals 7
1.4 Block Diagram 8
2 Pin Configurations 9
2.1 Pin Assignment 10
2.2 Pin Descriptions 12
2.2.5 Analogue Peripherals 13
2.2.6 Digital Input/Output 13
4 Memory Organisation 16
4.4 External Memory 17
4.2 RAM 17
4.3 OTP eFuse Memory 17
4.5 Peripherals 18
4.6 Unused Memory Addresses 18
5 System Clocks 19
32KXTALOUT 20
32KXTALIN 20
6 Reset 21
6.2 External Reset 22
6.3 Software Reset 22
6.4 Brown-out Detect 23
6.5 Watchdog Timer 23
7 Interrupt System 24
7.3 Hardware Interrupts 25
8 Wireless Transceiver 26
8.1.2 Antenna Diversity 27
ADO (DIO[12]) 28
TX Active 28
RX Active 28
ADE (DIO[13]) 28
8.2 Modem 29
8.3 Baseband Processor 30
8.4 Security Coprocessor 31
8.5 Location Awareness 31
8.6 Higher Data Rates 32
9 Digital Input/Output 33
Figure 22 DIO Block Diagram 34
11 Timers 38
11.1.2 Capture Mode 39
11.1.3 Counter/Timer Mode 40
11.1.4 Delta-Sigma Mode 40
11.2 Tick Timer 41
11.3 Wakeup Timers 42
12 Pulse Counters 44
13 Serial Communications 45
13.1 Interrupts 46
13.2 UART Application 46
14 JTAG Debug Interface 47
15 Two-Wire Serial Interface 48
15.2 Clock Stretching 49
Right R2 R1 R0 L2 L1 L0Left 52
R2 R1 R0 L2 L1 L0 52
17 Random Number Generator 53
18 Sample FIFO 54
19.1 Data Transfer Format 55
20 Analogue Peripherals 58
20.1.1 Operation 59
20.1.2 Supply Monitor 60
20.1.3 Temperature Sensor 60
20.2.1 Operation 60
20.3 Comparators 61
21.1 Operating Modes 62
21.2 Active Processing Mode 62
21.3 Sleep Mode 62
21.4 Deep Sleep Mode 63
22.1 Maximum Ratings 64
22.2.2.1 Active Processing 65
22.2.2.2 Sleep Mode 65
22.2.2.3 Deep Sleep Mode 65
22.3 AC Characteristics 66
Internal RESET 67
22.3.2 SPI MasterTiming 68
22.3.7 Bandgap Reference 71
22.3.10 Comparators 73
22.3.11 32kHz RC Oscillator 73
22.3.14 24MHz RC Oscillator 75
22.3.15 Temperature Sensor 75
22.3.16 Radio Transceiver 76
A.2 PCB Decal 82
A.3 Ordering Information 83
JN5148-001 84
B.1 Crystal Oscillators 88
B.2 32MHz Oscillator 90
32MHz Crystal Oscillator 91
B.3 32kHz Oscillator 92
Normalised Current (IDD) 93
B.4.1 Schematic Diagram 94
Related Documents 97
RoHS Compliance 97
Status Information 97
Disclaimers 98
Trademarks 98
Version Control 99
Contact Details 100

Komentarze do niniejszej Instrukcji

Brak uwag

ADC ACE-COM L1 Dokumentacja Strona 14

Komentarze do niniejszej Instrukcji

Powiązane produkty i podręczniki dla Zasilacze ADC ACE-COM L1